† Corresponding author. E-mail:
The impact of ionizing radiation effect on single event upset (SEU) sensitivity of ferroelectric random access memory (FRAM) is studied in this work. The test specimens were firstly subjected to 60Co γ-ray and then the SEU evaluation was conducted using 209Bi ions. As a result of TID-induced fatigue-like and imprint-like phenomena of the ferroelectric material, the SEU cross sections of the post-irradiated devices shift substantially. Different trends of SEU cross section with elevated dose were also found, depending on whether the same or complementary test pattern was employed during the TID exposure and the SEU measurement.
Ferroelectric random access memory (FRAM) is a type of nonvolatile memory that reads and writes like a standard static random access memory (SRAM). It is nonvolatile due to its unique ferroelectric thin-film process. The binary information is stored as a polarization state of the ferroelectric material. FRAM features multiple advantages such as high-speed read/write (< 50 ns), high switching endurance (≥ 1013), and low power consumption in comparison with the conventional FLASH and EEPROM.[1] Moreover, several research studies have shown that the ferroelectric material has superior radiation hardness, which makes FRAM attractive for the storage of key information in civilian satellite applications.[2–6]
Long-life and highly reliable aerospace devices in the space environment are affected by many kinds of radiation effects simultaneously, including total ionizing dose (TID) and single event upset (SEU), which are two of the most common effects. Some researchers investigated the impact of ionizing radiation on SEU sensitivity of complementary metal oxide semiconductor (CMOS) devices and found that the SEU cross section can be substantially shifted by ionizing radiation.[7–9] Preliminary works about the TID and SEU effects on FRAM have been done separately in the past few decades. The results of TID experiments showed that the radiation tolerance of FRAM is much higher at static mode than that at dynamic mode[10] and the radiation response is dominated by the CMOS circuits.[11,12] Zanata[13] investigated FRAMs subjected to x-ray and proton irradiation with doses up to 9 Mrad(Si) and detected only stuck bits without data corruption in the unpowered devices. SEU information of FRAM is very limited but existing data still marks a lower saturated SEU cross section than that of SRAM.[14] However, few reports about the synergistic effects of TID and SEU on FRAM are available.
The purpose of this work is to analyze the ionizing radiation effect on SEU sensitivity of commercial 90 nm FRAM. The devices were firstly irradiated unpowered with 60Co γ-ray and then the SEU evaluation was conducted on both the heavy-ion accelerator and the pulsed laser microbeam facility. TID-induced variations of the SEU sensitivity are presented and the related mechanisms are discussed.
The parameters of the test devices are listed in Table
The SEU measurement was conducted with 209Bi ions on the Heavy Ion Research Facility in Lanzhou (HIRFL). The penetrating depth of 209Bi in silicon is 69.8 μm. The test board was mounted 4 cm away from the extraction window, where the linear energy transfer (LET) of 209Bi was about 99.8 MeV·mg−1·cm2. The flux varied from 4 × 103cm−2·s−1 to 6 × 103 cm−2·s−1 and the fluence was about 1 × 106 cm−2 for each test cycle. In this experiment, two test patterns (55H and AAH) were used and the devices under test operated in dynamic mode. Data was read out in a circular manner and then compared with the correct test pattern in real time to count upsets. Due to the limits of funds and experimental time of the accelerator, only the two groups of samples that were exposed to 2 Mrad(Si) and 4 Mrad(Si) as well as the control group were irradiated with heavy ions.
The pulsed laser microbeam facility of Northwest Institute of Nuclear Technology was also used to obtain the complete SEU cross section curve. Pulsed laser with a wavelength of 1064 nm was used and the test patterns and operating mode were identical to those used in the heavy-ion test. It was difficult for the pulsed laser to reach the sensitive volume from the front side due to the block of the metal layers, so the backside testing method was used. The devices were deluded from the back side and the metallic die pad was removed. Then a polishing machine was employed to polish the silicon substrate.
Functional verification was done immediately after TID irradiation. All devices could operate normally with no read/write errors. Figure
Figure
Another noteworthy phenomenon is related to the SEU cross sections of “0” to “1” upsets (σ0→1) and “1” to “0” upsets (σ1→). Table
The SEU cross section curve obtained using the pulsed laser microbeam facility is shown in Fig.
According to the manufacturing process and the internal structure, the conventional FRAM can be divided into two parts: periphery circuits in the CMOS process and memory cells in the ferroelectric process. As a consequence, the degradation caused by the ionizing effect should be discussed separately. When the device is in standby, the memory cells are always at a high impedance state, independent of the bias conditions. So the increase of the standby current is mainly caused by the degradation of the periphery CMOS circuits. Ionizing radiation introduces a large amount of electron–hole pairs into the gate oxide and field oxide. However, in the unpowered devices used in our experiment, the ionization-induced electron–hole pairs will recombine to a large extent and contribute very little to trapped charges. So a constant increase of the standby current accompanied with a burst of read errors in powered devices is not found here. The rapid recovery of the standby current in the first day probably results from the annealing of the shallow levels and metastable state oxide trapped charges. After 10 days of room temperature annealing, the standby current is still larger than the initial value, which can prove the existence of deep level oxide trapped charges. High temperature annealing may be effective to eliminate these charges. The ionizing radiation effect on the active current is more complex and the degradation of the periphery circuits and memory cells should be considered together. However, the change of the active current after irradiation is so small compared with the initial value that it can be ignored. Hence, the mechanism is not discussed here and we think that the TID-induced degradation in the periphery circuits has little impact on the SEU results, especially when the device is in the dynamic mode.
A ferroelectric memory cell with 1T-1C structure is shown in Fig.
There are two ways to cause SEU in FRAM. The first way is to trigger upsets by striking the access transistor in the memory cell. During the SEU test, readout data will appear on BL. Since the BL is shared by multiple cells, for the unselected cells, there will also be a voltage applied to the end connected with BL of the access transistor. If the ions strike the sensitive region of the access transistor, a transient impulse current will be induced due to charge collection. The current can charge or discharge the ferroelectric capacitor. Thus, PR and −PR will be disturbed and so will the corresponding bitline voltages. Once the shifted bitline voltage is unable to be distinguished from the reference voltage by the sense amplifier, readout errors will be detected. The second way is to write the incorrect data caused by the periphery circuits into the memory cell through the writeback process. The readout method of FRAM is destructive because of the polarization reversal of the ferroelectric capacitors, so a writeback operation is necessary to restore the BL data to the capacitors. Before the start of the writeback operation, the bitline voltage may be shifted by single event effects in the periphery CMOS circuits, such as localized latch-up and single event transient pulse. Therefore the ferroelectric capacitor storing “0” may be excessively written back and the ferroelectric capacitor storing “1” may be insufficiently written back, which is expected to cause readout errors in the next reading cycle. So the robustness of the ferroelectric capacitor has a close relationship with the SEU sensitivity.
From Figs.
Apart from the degradation discussed above, the hysteresis loop also becomes flatter for the post-irradiated ferroelectric capacitors. In other words, the change of polarization with the electric field becomes slower than before. Thus, when the same voltage fluctuation caused by the incident ions is applied to the electrode, the remanent polarization loss may be less for the post-irradiated capacitors than the pre-irradiated ones, which can lead to the restraint of SEU sensitivity.
As can be seen from both Figs.
The inconformity of the variation of σ0→1 and σ1→0 in Table
The impact of ionizing radiation on SEU sensitivity of ferroelectric memory has been studied in this work. Experiment results indicate that ionizing radiation has a notable impact on the SEU sensitivity. The SEU cross section decreases at the dose level of 2 Mrad(Si) in the heavy ion experiment, independent of the applied test patterns. This should be attributed to the combined effect of the fatigue-like phenomenon, which is caused by the trapping of TID-induced charges at the domain walls and grain boundaries and the consequent domain wall pinning, and the imprint-like phenomenon, which is caused by the TID-induced internal bias field, of the ferroelectric material. This kind of synthesis can deform the P–E hysteresis loop to a flatter shape and the sensitivity of the remanent polarization to the external electric field is weakened. At the dose level of 4 Mrad(Si), the SEU cross section measured with the 55H pattern continues to decrease, while an obvious growth of the SEU cross section measured with the AAH pattern is found. One reason is that the TID-induced polarization degradation in the pre-poled capacitors is asymmetric and the noise margin decreases more strongly when the AAH pattern is applied. Another reason may be that the insufficient writeback of the capacitors storing “1” in the AAH pattern is more serious than that in the 55H pattern, so more “1” to “0” upsets occur under the AAH pattern. Meanwhile, the TID-induced restraint of “0” to “1” upsets is more obvious than that of “1” to “0” upsets within the dose range studied in this work. This is mainly because the degradation of the effective polarization reversal is larger when the capacitors store “1”, which will reduce the effective polarization transition during the reading cycle and further lead to more “1” to “0” upsets.
[1] | |
[2] | |
[3] | |
[4] | |
[5] | |
[6] | |
[7] | |
[8] | |
[9] | |
[10] | |
[11] | |
[12] | |
[13] | |
[14] | |
[15] | |
[16] | |
[17] | |
[18] | |
[19] |